Overview
The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Own or lead verification of complex flows at the SOC, subsystem, or IP levels Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. Learn about the design and interact with partner teams to define verification strategies and test plans Develop verification environments and run and debug simulations to drive quality Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals innovate to improve verification efficiency through methodologies
Full job description
Full Job Description
The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Own or lead verification of complex flows at the SOC, subsystem, or IP levels Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. Learn about the design and interact with partner teams to define verification strategies and test plans Develop verification environments and run and debug simulations to drive quality Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals innovate to improve verification efficiency through methodologies or tools Coach and mentor others in your areas of expertise 8-16 years of experience in design verification with a proven track record of delivering complex CPU or SoC IP's Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++ Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments Scripting language such as Python or Perl
Tips for this job
Practical JobOpportunity guidance. These tips do not replace official rules or create new eligibility requirements.
- Tailor the CV and application to the responsibilities and required skills stated on the official employer page.
- Use concrete evidence of relevant work, projects and measurable results rather than generic claims.
- Confirm location, work authorization, remote restrictions and sponsorship terms before applying.
- Apply through the original employer or official recruitment destination shown on this page.
Verification notes
Verified from public schema.org JobPosting structured data on the official source page. The complete published description, responsibilities, requirements and benefits were normalized when present; unstated facts were not inferred.
JobOpportunity is the discovery and verification layer. Confirm eligibility, dates, salary/funding and application instructions on the original source before submitting anything.
Apply through JobOpportunity →Browse current JobOpportunity listings from Microsoft Careers →
