Overview
Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies. Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams. Execute the test plan by adding testcases and tracking verification through coverage driven metrices. Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage. Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow. Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features. Handle occasional on-call responsibilities for addressing hardware issues reported by our customers. Master's Degree in Electrical Engineering, Comput
Full job description
Full Job Description
Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies. Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams. Execute the test plan by adding testcases and tracking verification through coverage driven metrices. Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage. Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow. Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features. Handle occasional on-call responsibilities for addressing hardware issues reported by our customers. Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 5+ years technical engineering experience Doctorate in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience OR equivalent experience 7+ years technical engineering experience with Universal Verification Methodology (UVM), System Verilog and Verification Fundamentals
Tips for this job
Practical JobOpportunity guidance. These tips do not replace official rules or create new eligibility requirements.
- Tailor the CV and application to the responsibilities and required skills stated on the official employer page.
- Use concrete evidence of relevant work, projects and measurable results rather than generic claims.
- Confirm location, work authorization, remote restrictions and sponsorship terms before applying.
- Apply through the original employer or official recruitment destination shown on this page.
JobOpportunity.info helps you discover and organize source listings. Confirm eligibility, dates, salary/funding and application instructions on the original source before submitting anything.
Apply through JobOpportunity →Browse current JobOpportunity listings from Microsoft Opportunities →
